The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 1



UNIVERSITY OF MARYLAND

The Effects of OoO Execution on The Memory System

Ph.D. Research Proposal

Aamer Jaleel ajaleel@eng.umd.edu

Proposal Committee:

Dr. Rajeev Barua {barua@eng.umd.edu} Dr. Bruce Jacob {blj@eng.umd.edu} Dr. Donald Yeung {yeung@eng.umd.edu}

The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 2



Overview

- Motivation
- The Problem
 - Effects on Replay Traps
 - Effects on Cache Performance
- A New Metric Disorder
 - Absolute Disorder
 - Relative Disorder
- Proposed Work
 - Sensitivity Studies
 - Dynamic Mechanisms

The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 3



Out-of-Order Execution

- Overlap idle time caused by long latency operations with *possible* useful work
 - Floating point latency: 10-15 cycles
 - Memory latency: 100-2000 cycles
- Widely held belief that a processor's OoO efficiency depends on the number of instructions it views at a given time

Large Instruction Windows / ROBs!!!

More Instruction Level Parallelism!!!!!!!



OoO Hardware Structures

 ROB, Integer and Floating Point Issue Queues, Load and Store Queues



The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 5



Research Trend in Increasing ILP

- Proposals to build large ROBs
 - Akkary et al., Lebeck et al., Skadron et al.
- Circuit techniques to build large ROBs with out affecting clock cycle time
 - Brown et al., Henry et al., Onder et al.
- Techniques to allow for more load/store queue communications
 - Park et al., Akkary et al.



- Lebeck et al. show 35-250% performance improvements with large ROBs
- However, when one considers the discounted real effects, most of these performance improvements disappear
 - Replay Traps
 - Cache Misses

The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 6



UNIVERSITY OF MARYLAND

The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 7



Replay Traps - Background

• Replay traps are required to

- Force accesses to a particular memory location in order
- Handle different-sized accesses to the same memory location

Two recovery schemes

- Flush pipeline, and then re-fetch and reexecute all instructions from the replay trap causing instruction
- No flush, re-execute ONLY replay trap causing instruction and all other instructions that directly or indirectly depend on it





Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 9

UNIVERSITY OF MARYLAND

Types of Replay Traps

- Load-Store Replay
- Wrong Size Replay



(a) Load-Store Replay

1. LD BYTE A (1)
2. ST BYTE A (2)
3. LD HALF A (3)
4. LD BYTE B (4)

(b) Wrong Size Replay



Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 10

COMPUTER ENGINEERING

Types of Replay Traps

- Load-Store Replay
- Wrong Size Replay
- Multi-Processor
 - Load-Load Replay



(a) Load-Store Replay

1. LD BYTE A (1)
2. ST BYTE A (2)
3. LD HALF A (3)
4. LD BYTE B (4)

(b) Wrong Size Replay



(c) Load-Load Replay





The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 13



Hypothesis

- Increasing ROB sizes reorder ALU and memory instructions
- Re-ordering of ALU instructions poses little or no threats, BUT re-ordering of memory instructions causes most of the negative effects
- 3 Processor Configurations
 - ALU-in / MEM-in: ALU and memory
 instructions issued in-order (sequential)
 - ALU-out / MEM-in: ALU instructions issued out-of-order, memory instructions issued inorder (more speculation than ALU-in/MEM-in)
 - ALU-out / MEM-out: Both ALU and memory instructions are issued OoO (superscalar)

The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 14



Configuration Name	ROB Size	Issue Width	IssueQ Size INT/FP	# Functional Units ^{**}	LQ/SQ Size
Alpha-80	80	2-32 Way	20/15	(4/4/1/1) x1	32/32
Alpha-128	128	2-32 Way	40/30	(4/4/1/1) x2	64/64
Alpha-256	256	2-32 Way	80/60	(4/4/1/1) x4	128/128
Alpha-512	512	2-32 Way	160/120	(4/4/1/1) x8	256/256

**INT ALU/INT MULT/FP ALU/FP MULT

Sim-Alpha

- Validated Execution Driven Simulator
- Detailed DRAM Simulator
- 64K 2-way IL1/DL1 and 2MB 4-way Unified L2
- 8 MSHRS per cache
- 1024-entry store-wait data structure
- Supports No/Sequential/Stride Data Prefetch
- Benchmarks
 - SPEC2000 & Olden







PhD Research

Proposal

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 15



- ALU-in/MEM-in --> ALU-out/MEM-out
 - Factor 8-15 increase in trap frequency
 - 15-30% increase in trap overhead



The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 17

٠



What Have We Learned?

- In general, increasing a processor's OoO capability conflicts with the memory ordering requirements and cache performance
- Limiting the memory instructions to be issued in program order aids in reducing these negative effects
 - Downside of MEM in-order: memory ILP hurt
- Future aggressive OoO processors need a mechanism to throttle the degree by which they issue memory instructions out-of-order

The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 18

Introducing A New Metric

- Disorder The degree by which an instruction is issued out-of-order
- Two types of disorder
 - Absolute disorder On a program order perspective
 - Relative disorder On a per instruction executed perspective





The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 19



Disorder Measurements

- We measure disorder ONLY for memory instructions
- When a memory instruction is fetched, it is assigned a sequential ID, i.e. the first memory instruction fetched gets sequential ID 1, next gets sequential ID 2, and so on.
- In the event of a pipeline flush, the sequential ID is restored to the last successfully retired sequential ID + 1
- Disorder is computed after a memory instruction has its dependencies resolved and is issued to execute



Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 20

Absolute Disorder

- Degree by which an instruction is issued OoO compared to fetch order
- Computed by finding the difference between the instruction issued and the instruction that should've been issued were the core in-order

PROGRAM ORDER

ISSUE ORDER ABSOLUTE DISORDER

MEM ₁		MEM ₁	0
MEM ₂		MEM ₃	1
MEM ₃	4 - Way Issue Order	MEM ₅	2
MEM ₄	Cycle 101:1 3	MEM ₇	3
MEM ₅	Cycle 105: 5, 7, 8	MEM ₈	3
MEM ₆	Cycle 126: 2, 10	MEM ₂	- 4
MEM ₇	Cycle 139: 4	MEM ₁₀	3
MEM ₈	Cycle 224: 6	MEM ₄	- 4
MEM ₉		MEM ₉	0
MEM ₁₀		MEM ₁₁	1
MEM ₁₁		MEM ₆	- 5



UNIVERSITY OF MARYLAND

The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 21



Relative Disorder

- Degree by which an instruction is issued OoO compared to other instructions
- Computed by finding the minimum absolute disorder between an instruction and all other instructions issued in the current and a previous cycle

RELATIVE DISORDER

/IEM ₁			1
IEM ₂			-3
IEM ₃	4 - Way Issue Order	Relative Disorder of	2
IEM ₄		MEM10	2
IEM ₅	Cycle 101: 1, 3 Cycle 105: 5, 7, 8	10 - 2 = 8	2
/IEM ₆	Cycle 126: 2, 10	10 - 5 = 5	3
IEM ₇	Cycle 139: 4	10 - 7 = 3 10 - 8 = 2	-1
1EM ₈	Cycle 213: 9, 11 Cycle 224: 6	Minimum = 2	1
/IEM ₉	0 9010 22 11 0		-2
IEM ₁₀			2
IEM ₁₁			2

UNIVERSITY OF MARYLAND

N

N



70%

9%

The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 23



Disorder Results

 Low disorder is due to dependency stalls and L1 miss penalty. High disorder is due to L2 miss penalty

Absolute Disorder

- Increasing ROBs and not issue widths cause an increase in absolute disorder
- < 1/3rd of TOTAL memory instructions executed are issued in actual program order

Relative Disorder

- 60 70% of memory instructions issued are in close proximity with each other in the instruction stream
- Spatial issue among memory instructions, i.e. "when a processor speculates it continues to speculate"

The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 24

•

Proposed Work

- Sensitivity Studies
 - Cache Organization Parameters
 - Load/Store Queue Studies
 - Dynamic Mechanisms
 - Windowing of Load/Store Queue
 - ?????





Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 25

Disorder Vs. Cache Organization

- Cache Parameters
 - Cache Size
 - Cache Line Size
 - Cache Associativity

Vary Cache Size









Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 26

Disorder Vs. Load/Store Queue

- Introduce a virtual window into the load/ store queue
- Only instructions residing within the virtual window may be issued
- Others wait until the virtual window slides onto them



The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 27



Windowing of Load/Store Queue

- Static Mechanism (Sensitivity Study):
 - Statically set the size of the virtual window based on profile information of the application in concern
 - Drawback: Memory ILP is lost during periods of application execution where negative effects do not exist

Dynamic Mechanism:

- Dynamically vary the size of the virtual window based on application behavior during execution
- Virtual window initially starts at infinity but as certain thresholds are reached the virtual window size is reduced

The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 28

•



Conclusions

- Though the well known mechanism of increasing ILP improves performance, it can cause side effects in the memory system
- Characterized the problem in terms of
 - Increased Replay Traps
 - Increased Cache Misses
- Source of problem is the reordering of memory instructions
- Proposing to study mechanisms to throttle the degree by which memory instructions are issued OoO

PhD Research Proposal	Ouestiene 22222
The Effects Of OoO Execution On The Memory System	
Aamer Jaleel	
University of Maryland ECE Dept.	
SLIDE 29	
UNIVERSITY OF MARYLAND	

The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 30



Improving Performance

Execution Time = Cycle time * CPI * Inst Cnt

- Instruction Level Parallelism (ILP)
 - Pipelining
 - Multiple Issue Width
 - Out-of-Order Execution
- Speculation
 - Cache Line Prediction
 - Branch Prediction
 - Prefetching

٠

- Hardware Prefetching
- Software Prefetching

The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 31

•



UNIVERSITY OF MARYLAND

Industry Trends

Two Design Philosophies

- Brainiacs: Improve microprocessor performance by increasing ILP
- Speed Demons: Improve microprocessor performance by increasing clock speeds



The Effects Of OoO Execution On The Memory System

Aamer Jaleel

University of Maryland ECE Dept.

SLIDE 32

•



Why Use a Virtual Window?

- Provide a mechanism to allow for large ROBs to exploit ALU instruction ILP yet provide the benefits of smaller ROBs
 - Since memory instructions held in load/ store queues (LSQ), could have large ROB sizes and small LSQs.
 - Effective in limiting number of memory instructions in flight, hence reduces disorder
 - Inefficient design methodology as it can under utilize the ROB space
- Allow for large ROB and LSQ sizes but create a *virtual window* in LSQ
 - Statically or dynamically vary the size of virtual window







